Figure 1

Figure 2

Loop Iterations

Cycle | 1 | 2

```
0
1
2
3                                                420
4      410
5
6
7
8    Data              Data
9    Available         Required
                       Too Early
10
11
```

Figure 3 (a)

Loop Iterations

Cycle | 1 | 2

```
0
1
2      410
3                                                420
4
5
6
7
8    Data
9    Available
10                     Data
11                     Required
```

Figure 3 (b)

Loop Iterations

Cycle

Cycle	1	2
0	read x	
1		
2	read x	read x
3		
4		read x
5		
6		

510
520
510
520

Improperly Scheduled Loop

Figure 4 (a)

Loop Iterations

Cycle

Cycle	1	2
0	read x	
1		
2	read x	read x
3		
4		read x
5		
6		

510
520
510
520

Properly Scheduled Loop

Figure 4 (b)

Display Device 121	Memory 104	ROM 106	DataStorage Device 107

Input Device 122

Bus 101

Cursor Control 123

Processor 109

Hard Copy Device 124

Sound Recording and Playback Device 125

Video Input/ Output Device 126

Network Connector 127

Optional Device 128

Computer System 100

Figure 5

HDL

↓

HDL
Translator

Translate ⎫ 810

↓ Annotated GTech Circuit

Scheduling
Preprocessing ⎫ 820

↓ (CDFG; Constraint Graph)

Behavioral
Synthesis

Schedule ⎫ 830

↓ CDFG

Netlist Circuit ⎫ 840

↓ New GTech Circuit

Logic
Synthesis

Optimize Logic ⎫ 850

↓

Mapped Circuit

Figure 6   Synthesis with Scheduling

Annotated GTech Circuit

↓

```
┌─────────────────┐
│  Extract control │
│    flow graph    │  ⌐ 910
└─────────────────┘
```

↓

```
┌─────────────────┐
│                  │
│   Create CDFG    │
│                  │  ⌐ 920
└─────────────────┘
```

↓

```
┌─────────────────┐
│  Create initial  │
│    templates     │
│                  │  ⌐ 930
└─────────────────┘
```

↓

```
┌─────────────────┐
│                  │
│     Insert       │
│   constraints    │  ⌐ 940
└─────────────────┘
```

↓

(CDFG; Constraint Graph) ⌐ 999

Figure 7   Scheduling
                                Preprocessing

CDFG; Constraint Graph

↓

Identify LCD's ⟍ 1110

↓

Constrain LCD's ⟍ 1120

↓

Identify memory and I/O access dependencies ⟍ 1130

↓

Constrain memory and I/O access dependencies ⟍ 1140

↓

Insert other constraints ⟍ 1150

↓

Inserting Constraints

Figure 8

(CDFG, Constraint Graph) ⌐999

Calculate ASAP +
ALAP schedule for
each template using   ⌐1010
constraint graph

Loop until "good"
schedule obtained   ⌐1020

Pick template
to schedule   ⌐1030

Schedule template
by putting member
nodes into   ⌐1040
control steps

1050

Schedule

Scheduling Using Templates

Figure 9

Constraint Graph, Event 1 Node,
Event 2 Node, n, c

```
┌─────────────────────┐
│   Add placeholder   │
│      node H to      │────  610
│   event template    │
└─────────────────────┘
           │
           ▼
┌─────────────────────┐
│   Add constraint    │
│   from event 2 to   │────  620
│  placeholder node H │
└─────────────────────┘
```

Figure 10

```
module loopex8 ( c, x, y, z, clock);
input [1:0] x, y, z;
   input clock ;
   output [2:0] c;
   reg [2:0] c;
   reg [2:0] p;

   always begin                          3030

       forever begin : theloop              3010

           c <= x - p ;

           @(posedge clock) ;           3020

           p = y + z ;

           @(posedge clock) ;

       end

   end

endmodule
```

Figure 11

GTech Circuit.
2000

x[1:0]

x'[1:0]

3110

c'[2:0]

p[2:0]

2040

y[1:0]

y'[1:0]

3120

2045

p'[2:0]

z[1:0]

z'[1:0]

Figure 12

n = 2

Figure 13a

⇩

2

1

Constraint for LCD

Figure 13b

Figure 14

```
module write4 ( w, x, clock);

    input [15:0] x ;
    input clock ;
    output [31:0] w;
    reg [32:0] w;
    reg [15:0] x1 ;
    reg [15:0] x2 ;

    always begin                           1530

        forever begin : writeloop          1530

            x1 <= x ;

            @(posedge clock) ;             1530

            x2 <= x ;

            w <= x1 * x2 ;

        end

    end

endmodule
```

Figure 15

x'[15:0]
x1'[15:0]

w'[31:0]

x2'[15:0]

x[15:0]

3130

3140

Figure 16

1750

read
1610

1780

read
1620

n = 1

Figure 17a

1750

read
1610

1

H

1760

1770

Ø

1780

read
1620

Constraint for Signal Read

Figure 17b

w[31:0]

clock

logic 0

x[15:0]

Figure 18

```verilog
module after1 ( c, x, y, z, clock);

    input [1:0] x, y, z;
    input clock ;
    output [2:0] c;
    reg [2:0] c;
    reg [2:0] p;

    always begin

        @(posedge clock) ;

        forever begin
                c <= #24 x - p ;

                @(posedge clock) ;

                p = y + z ;

                @(posedge clock) ;
        end
    end
endmodule
```

Figure 19 (a)

```vhdl
entity after1 is
    port(
            c : out integer range 0 to 7;
            x, y, z : in integer range 0 to 3;
            clock : in bit
    );
end after1;

architecture behavioral of after1 is begin
    process
            variable p : integer range 0 to 7;
    begin
            wait until clock'event and clock = '1';

            loop

                c <= transport x - p after 24 ns;

                wait until clock'event and clock = '1';

                p := y + z;

                wait until clock'event and clock = '1';

            end loop;

    end process;
end behavioral;
```

Figure 19 (b)

2002

Is current source code
statement a signal
assignment operation
with a delay?

N

2006

Normal processing to
build node

Y

2004

Build write operation
node and annotate
delay

2008

More
statements
?

Y

N

2012

Create CDB

Fig. 20

Fig. 21
Data Flow Graph

2100

2102 — read op, port = "x", x
p
2114 — write op, port = "c", after = "24", c'
2110 — −
2104 — read op, port = "y", y
2106 — read op, port = "z", z
2112 — +
2116 — var assgn, var = "p", p'

Fig. 22
CDB for forever loop
(Control flow graph)

2200

2202 — cnode
2114 — write op, port = "c", delay = 24
2204 — wait, clock = "clock", edge = "rising"
read op, port = "x"
2102
2110 — −
2206 — cnode
2116 — var assgn, var = "p"
2104 — read op, port = "y"
2106 — read op, port = "z"
2208 — wait, clock = "clock", edge = "rising"
2112 — +
2210 — cnode

Fig. 23

2302 — Wait_count = 0
Max_wait_count = 0

2304 — Build "loop begin" node
Assign cstep = 0

2306 — Loop over cdb nodes

2308 — Is cdb node a cnode? —N→ 2330 Is cdb node a wait node? —N→ Normal processing to make CDFG node

2310 — Loop over data flow nodes

Y (from 2308)

2314 — Normal processing to make CDFG node

2312 — Is node a delayed signal assignment?

N (from 2312) → 2314

2316 — Assign CDFG node to cstep Wait_count

2322 — temp_wait_count = Wait_count + (#delay time units) / clock period

2318 — Wait_count > Max_wait_count?

2324 — Assign CDFG write node to cstep temp_wait_count

N (from 2318)

Y (from 2318) → 2320 Max_wait_count = Wait_count

2326 — temp_wait_count > Max_wait_count?

N (from 2326)

Y (from 2326) → 2328 Max_wait_count = temp_wait_count

Wait_count = Wait_count + 1 — 2332

Y (from 2330)

2334

2336 — Finished cdb nodes? —N→

Y (from 2336)

2338 — Loop latency = Max_wait_count; Initiation interval = Wait_count

Build "loop end" CDFG node; Assign cstep = Wait_count — 2340

2342 — Finished data flow nodes? —Y→

N (from 2342)

Fig. 24
CDFG Nodes

Fig. 26

Fig. 25

Figure 27

Figure 28